Arush Singh, Akash Saxena, & Bharat Gaur. (2022). A Review on Optimizing Cache Memory Performance. Journal of Electronic Design Engineering, 8(1), 18–23. Retrieved from http://matjournals.co.in/index.php/JOEDE/article/view/426