Dharani S, & Asuvanti MA. (2019). D Flip Flop Using AVLG Technique with Static Body Biasing Using Cadence Virtuoso Tool. Journal of Electronic Design Engineering, 5(3), 16–21. Retrieved from http://matjournals.co.in/index.php/JOEDE/article/view/6720