Sri vidya B.V and Kirankumar.T (2017) “Delay optimized 16 X 16 bit Vedic Multiplier”, Journal of Electronic Design Engineering, 3(3), pp. 8–12. Available at: http://matjournals.co.in/index.php/JOEDE/article/view/6766 (Accessed: 10 April 2025).