S. Naik and K. B. . Ramesh, “Analysis of Conventional and Hybrid Parallel Adder Circuits”, JOEDE, vol. 8, no. 1, pp. 1–6, Mar. 2022.