Dharani S, and Asuvanti MA. “D Flip Flop Using AVLG Technique With Static Body Biasing Using Cadence Virtuoso Tool”. Journal of Electronic Design Engineering, vol. 5, no. 3, Oct. 2019, pp. 16-21, http://matjournals.co.in/index.php/JOEDE/article/view/6720.