Sri vidya B.V, and Kirankumar.T. “Delay Optimized 16 X 16 Bit Vedic Multiplier”. Journal of Electronic Design Engineering, vol. 3, no. 3, June 2017, pp. 8-12, http://matjournals.co.in/index.php/JOEDE/article/view/6766.