Implementation of Low Power Image Compression Module using 2D Discrete Wavelet Transform

Abstract

This paper represents the VHDL implementation of the discrete wavelet transform for image compression. A test image is taken as input then converted into binary form to give the input in the proposed architecture. Many parameters are discussed as the design utilization summary. The whole design is functionally verified using Xilinx ISE 14.1i.