[1]
Dharani S and Asuvanti MA 2019. D Flip Flop Using AVLG Technique with Static Body Biasing Using Cadence Virtuoso Tool. Journal of Electronic Design Engineering. 5, 3 (Oct. 2019), 16–21.