Dharani S, and Asuvanti MA. 2019. “D Flip Flop Using AVLG Technique With Static Body Biasing Using Cadence Virtuoso Tool”. Journal of Electronic Design Engineering 5 (3):16-21. https://matjournals.co.in/index.php/JOEDE/article/view/6720.