Dharani S and Asuvanti MA (2019) “D Flip Flop Using AVLG Technique with Static Body Biasing Using Cadence Virtuoso Tool”, Journal of Electronic Design Engineering, 5(3), pp. 16–21. Available at: https://matjournals.co.in/index.php/JOEDE/article/view/6720 (Accessed: 21 October 2025).