[1]
Sri vidya B.V and Kirankumar.T, “Delay optimized 16 X 16 bit Vedic Multiplier”, JOEDE, vol. 3, no. 3, pp. 8–12, Jun. 2017.