Skip to main content
Skip to main navigation menu
Skip to site footer
Open Menu
Journal of Power Electronics and Devices
Current
Archives
Announcements
About
About the Journal
Submissions
Editorial Team
Privacy Statement
Contact
Search
Register
Login
Home
/
Archives
/
Vol. 2 No. 2 (2017)
Vol. 2 No. 2 (2017)
Published:
2017-04-22
Articles
Design of an Efficient Full Adder Based on 5- Input Majority Gate In Coplanar Quantum Dot Cellular Automata
A.Chandrasekaran, K.Senthil Kumar
1-8
Requires Subscription
pdf
Implementation of UPFC for Voltage Sag Mitigation Using Particle Swarm Optimization
M. Dinesh, Dr. S. Thangalakshmi
9-16
Requires Subscription
pdf
Current Issue